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Abstract - A new hybrid multilevel inverter topology with multilevel inverter [4]. However, the output contains low
harmonics profile improvement is presented in this paper. From order harmonics, due to the impossibility of modulating all
the literature, it is agreed that hybrid multilevel inverter with its adjacent voltage levels at high frequency
DC sources configured in trinary fashion presents the largest
output levels and the lowest Total Harmonics Distortion (THD) Thus, this paper proposed a new hybrid multilevel inverter
percentage. However the output contains low order harmonics topology, so that it is possible to modulate at high frequency
due to the impossibility of modulating all adjacent voltage levels among all adjacent levels of output waveform. As a result, the
at high frequency. With this proposed topology, all adjacent output voltage presents a better harmonics profile.
voltage levels are possible to be modulated at high frequency. As
a result, the output voltage waveform presents better harmonics II. THE PROPOSED HYBRID MULTILEVEL
profile. The proposed topology and its modulation scheme are INVERTER TOPOLOGY
presented and verified with simulation results.
Fig. 1 shows M modules of the proposed hybrid multilevel
Keywords: voltage source inverter; cascaded multilevel inverter; topology. The topology is constructed of a series -connected
harmonics improvement, full bridge inverter module and is separated into two sets of
I. INTRODUCTION inverters, namely Low Frequency (LF) inverter and HighFrequency (HF) inverter. As shown in Fig. 1, HF inverter
Multilevel voltage source inverter (VSI) has been consist a single full bridge inverter with laV dc source while
recognized as an important alternative to the normal two levels Low Frequency (LF) inverter consists of (M-1) full bridge
VSI, especially in high power application. Using multilevel inverters with their dc sources are configured in geometric
technique, the output voltage amplitude is increased, switching progression for example: trinary and binary fashion.
devices stress is reduced and the overall harmonics profile is The number of voltage level N roduced is iven b 1improved. Several multilevel topologies are reported [1, 2, 3], g (N) p g y (1)
and the most popular topology is Cascaded Multilevel Inverter
(CMI). It offers several advantages compared to other N2a+3 (1)
topologies such as simple circuit layout, less components
counts, modular in structure and avoid unbalance capacitor Where :
voltage problem. However as the number of output level
increases, this topology becomes highly cumbersome because M -1
the number of power devices is increases. a = 3(n) n = (1,2..) for trinary configuration
Then, hybrid multilevel inverter is proposed. This
topology generates larger number of output levels with the or
same number of power devices of the Cascaded Multilevel
Inverter with equal DC voltage sources. It consisted of a M-1
series-connected full-bridge inverter module with its dc a = 2(ni) n = (1,2..) for binary configuration
voltage sources is configured in geometric progression e.g.
trinary and binary. Moreover, different types of switching
devices are used and modulated differently to reduce voltage III. TBE MODULATION SCHEME
stress on the devices and switching losses. The output waveform is a combination of stepped voltage
From the literature, it is agreed that trinary hybrid waveform synthesized in LF inverter and a high frequency
multilevel inverter offers larger number of output voltage level
and smaller THD percentage compared to binar hybrid
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HF Inverter Fig. 2 shows the block diagram of the control circuit for
the modulation scheme utilized to determine the switching
signal for all inverter modules. From the figure, it shows that
the reference signal (pure sinusoidal with frequency f, and
1 aVdc ~~~~~~~~~amplitude A,) is the command signal for the I't comparatorlaVdc ~~~~VI block. The signal is compared with the HF Inverter's dc
voltage factor, which is unity. If the command signal is
greater than unity, the output must be equal to unity, otherwisethe output is set to zero.
LF Inverter The command signal of the 2n comparator block is the
difference between the command signal of the 1' comparator
block and the output of the Ist comparator block. This
command signal is then compared again with HF Inverter's dc
2"aVdc ~~~~~~~~~voltage factor. In the same way that presented for the 1S
V2 ~~~~~block, the output is synthesized from the comparison of these
two signals. This process is repeated until reach the (a+l)l
comparator block. The command signal of the (a+1)'"
comparator block is compared with a train of triangular
waveform with frequency f,, resulting the high frequency
pulse width modulation waveform. Thus, the modulation
index can be determined by:
IC (2)
fs
The modulation ratio for the proposed scheme also can be
Figure 1. M modules of the proposed hybrid multilevel inverter
gieas
variable pulse width modulation waveform synthesized in HF Asinverter. TABLE 1 and TABLE 2 show the switching ma =3
combinations to synthesize specific voltage levels for the CT + (3
proposed topology with LF inverter's dc source is configured
in binary and trinary, respectively. From TABLE 1, it can be
seen that several specific levels for binary configuration could
be generated using more than a single switching combination.
TABLE 1. SWITCHING COMBINATIONS FOR THE PROPOSED TOPOLOGY
WITH LF INVERTER'S DC SOURCE IS IN BINARY CONFIGURATION.
1V 2V [2V 3V 3V 4V 4V 5V 6V 6V 7V 8V
HF(1V)I 1 1 1 1 0 1 1 1 1 1 1[jF!..1aV)j 0 1IL-i 0 0 0 1 0 1 -1 0 1
LF 2V 0 0 1 I -1 0 1 0 0 1 1 1
LF(4V 0 1 I 0 1 1 1 1 1
TABLE 2. SWITCHING COMBINATIONS FOR THE PROPOSED TOPOLOGY
WITH LF INVERTER'S DC SOURCE IS IN TRINARY CONFIGURATION.
lv 2V 13V 4V 5V 16V 7V IOViov1V 12V 13V 14V
HF (laV 1 1 -1 -1 I 1 0 0 1 1 1
LF1(3aV)I 00 1 1-1 -1 I ILF3 (9aV) 0 0 0 1 I -1 01 1
Reference Signal,
DC Voltage Factor _ __ +1)
Carer Signal
Figure 2. Block diagram ofgating signals generator
Then, all theoutputs of comparisonblocks arefedCforward Finally, it can be concluded that wih the proposed
to the addition/subtraction block. Here, the signals are topology, better harmonics profile can be obtained. The Total
manipulate to produce the desired switching signals for each Harmonic Distortion (THD) of the output voltage using the
inverter module. Fig. 3 shows the reference signals for each proposed topology with its LF inverter's dc source is
inverter modules for the proposed topology, configured in tinary yields 4.02%, while with binary
configuration yields 7.02%. It was also found that for
different m, values, different numbers ofoutput levels are
obtained. Fig. 6 summarized the output levels obtained
according to m. for M=4.
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Figure 3. Reference signalsfor 4 inverter modules with LF inverter's dc 10 L
source are in trinary configuration. (a) Reference signalfor LFI U.
(b) Reference signalfor LF2 (c) Reference signalfor LF3 (d) Reference t
signalfor HF inverter.
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IV. SIMULATION RESULT
Figure 4 and 5 present output voltage waveform for the
proposed topology with LF inverter's dc source is configured H50 100 150 2od
in binary (17-level output) and trinary (29-level output) with Harmonicorder
their harmonic spectrums, respectively. For both dc
configurations, as can be seen from the figures, all adjacent Figure 4. Output waveformfor LF inverter's dc source is configured in
levels of their output waveforms are modulated in high binary and its harmonics spectrum.
frequency. As a result, better harnonic profile is obtained
without the presence of low-order harmonics in their
waveform harmonics spectrums.
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Figure 5. Output waveform for LF inverter's dc source is configured in
trinary and its harmonics spectrum.
V. CONCLUSION
This paper presents a new hybrid multilevel inverter
topology for harmonics profile improvement. It is agreed that
hybrid multilevel inverter with its DC sources configured in
trinary fashion presents the largest output levels and the
smallest Total Harmonics Distortion (THD) percentage.
However the output contains low order hannonics, due to the
impossibility of modulating all adjacent voltage levels of
output waveform at high frequency. With this proposed
topology, high frequency modulation among all adjacent
voltage levels can be made possible. As a result, the output
voltage waveform presents better harmonics profile. It was
also found that for different values of mi, different numbers of
output levels are obtained.
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